MAY 2

2600

PTO/SB/21 (12/97)
Approved for use through 9/30/2000. OMB 0651-0031
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

		TOTO, TO POLOCIA CITO TO	quired to respond to a conection t	# WITOTHANO		valid OMB control number.	
#DANCM	ITTAL E		Application No.	08/9	36,344	$\overline{}$	
FRANSMITTAL FORM Expression be used for all correspondence after initial filing)			Filing Date	Sept	September 24, 1997		
			First Named Inventor	Paul	Michael Emb	oree DEOEN &	
		Group Art Unit	264	4	HECEIVE		
			Examiner Name	Har	vey, M.	MAY 24 20	
Total Number of Pages in This Submission 16		Attorney Docket Number	er 8039	98P115			
	ENCLO	SURES (chec	k all that apply)			Technology Conte	
Fee Transmittal Form		Assignmen	t Papers		After Allowand to Group	ce Communication	
Fee Attached		Drawing(s)			Appeal Comm of Appeals and	unication to Board d Interferences	
Amendment / Respon	Amendment / Response Licensing		elated Papers			unication to Group e, Brief, Reply Brief)	
After Final Affidavits/declaration(s)		Petition Routing Slip (PTO/SB/69) and Accompanying Petition			Proprietary Information		
Extension of Time Request		To Convert a Provisional Application Power of Attorney, Revocation Change of Correspondence Address			Status Letter		
Express Abandonment Request					Additional Enclosure(s) (please identify below):		
Information Disclosure Statement		Terminal Di	isclaimer		Appeal Brief (two copies).	(Original and	
Certified Copy of Priority Document(s)		Small Entity	Statement		с соргос).		
Response to Missing Parts/ Incomplete Application		Request for	Refund				
Response to Missing Parts under 37 CFR 1.52 or 1.53		Remarks					
<u> </u>	SIGNATURE	OF APPLICAN	IT, ATTORNEY, OR A	GENT			
or	hinh V. Nguye	n, Reg. No. 42	2,034				
Individual name	LAKELY, SO	OKOLOFF, T	AYLOR & ZAFN	IAN L	LP		
Signature							
Date M	1ay 15, 2001						
			ING/TRANSMISSION				
I hereby certify that this corr postage in an envelope add					231 on:	mail with sufficient 715, 2001	
Typed or printed name	Rose Dunne						
Signature	400	2		Date	May	15, 2001	

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

MANease type a plus sign (+) inside this box



PTO/SB/17 (12/99)

Approved for use through 09/30/2000. OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

FEE TRANSMITTAL for FY 2000

Patent fees are subject to annual revision.

TOTAL AMOUNT OF PAYMENT (\$) 310.00

Complete if Known					
Application No.	08/936,344				
Filing Date	September 24, 1	1997			
First Named Inventor	Paul Michael Er	mbre RFC	FIVE		
Examiner Name	Harvey, M.				
Group/Art Unit	2644	MAY 2	3 4 2001		
Attorney Docket Number	80398P115				

METHOD OF PAYMENT (check one)	FEE CALCULATION (continued)			
The Commissioner is hereby authorized to charge indicated fees and credit any overpayments to:	3. ADDITIONAL FEE			
Deposit	Large Entity Small Entity			
Account Number 02-2666	Fee Fee Fee Fee Fee Description Code (\$) Code (\$)	Fee Paid		
Deposit Account Name Blakely, Sokoloff, Taylor & Zafman LLP	105 130 205 65 Surcharge - late filing fee or oath 127 50 227 25 Surcharge - late provisional filing fee or cover sheet.			
Charge Any Additional Fee(s) Required Under 37 CFR §§ 1.16,1.17, 1.18 and 1.20. Applicant claims small entity status.	139 130 139 130 Non-English specification 147 2,520 147 2,520 For filing a request for reexamination			
See 37 CFR 1.27.	112 920* 112 920*Requesting publication of SIR prior to Examiner action			
2. Payment Enclosed: Check Credit card Money Other	113 1,840* 113 1,840*Requesting publication of SIR after Examiner action	-		
Order Other	115 110 215 55 Extension for response within first month			
FEE CALCULATION	116 390 216 195 Extension for response within second month			
1. BASIC FILING FEE	117 890 217 445 Extension for response within third month			
Large Entity Small Entity	118 1,390 218 695 Extension for response within fourth month			
Fee Fee Fee Fee Description Fee Paid	128 1,890 228 945 Extension for response within fifth month			
Code (\$) Code (\$)	119 310 219 155 Notice of Appeal			
101 710 201 355 Utility filing fee	120 310 220 155 Filing a brief in support of an appeal	310.00		
106 320 206 160 Design filing fee	121 270 221 135 Request for oral hearing			
107 490 207 245 Plant filing fee	138 1,510 138 1,510 Petition to institute a public use proceeding			
108 710 208 355 Reissue filing fee 114 150 214 75 Provisional filing fee	140 110 240 55 Petition to revive - unavoidable			
	141 1,240 241 620 Petition to revive - unintentional			
SUBTOTAL (1) (\$)	142 1,240 242 620 Utility issue fee (or reissue)			
2. EXTRA CLAIM FEES Extra Fee from	143 440 243 220 Design issue fee			
Claims below Fee Paid	144 600 244 300 Plant issue fee			
otal Claims = X =	122 130 122 130 Petitions to the Commissioner			
ndependent - = X	123 50 123 50 Petitions related to provisional applications			
Multiple Dependent	1 1			
	126 180 126 180 Submission of Information Disclosure Stmt			
or number previously paid, if greater, For Reissues, see below Large Entity Small Entity	581 40 581 40 Recording each patent assignment per property (times number of properties)			
Fee Fee Fee Fee Description	146 710 246 355 Filing a submission after final rejection			
Code (\$) Code (\$)	(37 CFR 1.129(a)) 149 710 249 355 For each additional invention to be			
103 18 203 9 Claims in excess of 20 102 80 202 40 Independent claims in excess of 3	149 710 249 355 For each additional invention to be examined (37 CFR 1.129(b))			
102 80 202 40 Independent claims in excess of 3 104 260 204 135 Multiple Dependent claim, if not paid	470 To 070 OFF Demonstration Continued Francisco (DOF)			
109 80 209 40 **Reissue independent claims over original patent	169 900 169 900 Request for expedited examination of a design application			
110 18 210 9 **Reissue claims in excess of 20 and over original patent	Other fee (specify) Other fee (specify)			
SUBTOTAL (2) (\$)	*Reduced by Basic Filing Fee Paid SUBTOTAL (3) (\$)	310.00		
SUBMITTED BY	Complete (if applicab	le)		
Name (Print/Type) Thinh V. Nguyen	Registration No. (Attorney/Agent) 42,034 Telephone (714) 557-			
Signature W Manage	Date 05/15/0	01		

WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2039.



Our Docket No.: 080398.P115250/

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Examiner: Harvey, M.

Art Group: 2644

In re Application of:

Paul Michael Embree et al.

Application No.: 08/936,344

Filed: September 24, 1997

For: MEMORY ALLOCATION FOR

REAL-TIME AUDIO

PROCESSING

RECEIVED

MAY 2 4 2001

Technology Center 2600

APPEAL BRIEF

Assistant Commissioner for Patents Washington, DC 20231-9999

Dear Sir:

Applicants submit, in triplicate, the following Appeal Brief pursuant to 37 C.F.R. § 1.192 for consideration by the Board of Patent Appeals and Interferences. Applicants also submit herewith our check number 12007 in the amount of \$310.00 to cover the cost of filing the opening brief as required by 37 C.F.R. § 1.17(f). Please charge any additional fees or credit any overpayment to our deposit Account No. 02-2666.

05/24/2001 GTEFFERA 00000005 08936344

01 FC:120

310.00 OP

Application No.: 08/936,344

TABLE OF CONTENTS

I.	REAI	L PARTY IN INTEREST	3		
П.	RELATED APPEALS AND INTERFERENCES				
Ш.	STAT	TUS OF CLAIMS	3		
IV.	STAT	US OF AMENDMENTS	3		
V.	SUMI	MARY OF INVENTION	3		
VI.	ISSUI	ES	5		
VII.	GROUPING OF CLAIMS				
VIII.	ARGI	JMENTS	6		
	A.	CLAIMS 1-9 ARE UNOBVIOUS OVER VIZIREANU	6		
	B.	CLAIMS 10-15 ARE UNOBVIOUS OVER VIZIREANU IN			
		VIEW OF SCHAUS	8		
	C.	CONCLUSION	9		
IX	APPE	NDIX	11		

I. REAL PARTY IN INTEREST

The real parties in interest are the assignees, Sony Corporation and Sony Pictures

Entertainment, Inc.

II. RELATED APPEALS AND INTERFERENCES

There are no related appeals or interferences known to the appellants, the

appellants' legal representative, or assignee which will directly affect or be directly

affected by or have a bearing on the Board's decision in the pending appeal.

III. STATUS OF CLAIMS

Claims 1-15 of the present application are pending and remain rejected. The

Applicants hereby appeal the rejection of claims 1-15.

IV. STATUS OF AMENDMENTS

The Applicants filed an amendment on January 19, 2001, in response to a Final

Office Action issued by the Examiner on November 20, 2000. In response to the January

19, 2001, amendment, the Examiner issued an Advisory Action on February 14, 2001,

denying entry of amendment. The Applicants filed a Notice of Appeal from the Advisory

Action issued by the examiner on March 15, 2001.

V. <u>SUMMARY OF INVENTION</u>

The present invention discloses a technique to allocate memory for real-time audio

processing. A system 100 includes a plurality of embedded boxes (EBX's) for processing

080398.P115 MES/TVN/rd Application No.: 08/936,344

audio signal and audio engineering society (AES) standard input/output channels 125. Each of the EBXes includes at least one or more processors 205, a signal processing subsystem 270, and a SCSI-2 controller 250₁. The signal processing system includes a memory system 300. ² The memory system 300 includes two 2-to-1 multiplexers MUX0 310 and MUX1 311 and two dynamic random access memory (DRAM) banks BANK0 320 and BANK1 321.3 MUX0 310 and MUX1 311 are connected to the digital signal processor (DSP) bus and the Peripheral Component Interconnect (PCI) bus and to the DRAM BANK0 320 and BANK1, respectively. The SCSI-2 controller 2501 is connected to the PCI bus. ⁴ Each of the MUX0 310 and MUX1 311 consists of two multiplexers: address multiplexer and data multiplexer. MUX0 310 and MUX1 311 are controlled by the SEL0 and SEL1 signals, respectively. When SEL0 and SEL1 are at a first logic level, the data transfer is between the selected DRAM bank and the PCI bus to the SCSI controller 250₁. When SEL0 and SEL 1 are at a second logic level, the data transfer is between the selected DRAM bank and the DSP bus. 6 DRAM BANK0 320 and DRAM BANK1 321 are two dynamic random access memory banks operating separately and independently. ⁷ By controlling the SEL0 and SEL 1, the two DRAM banks can be accessed simultaneously by two different processors. For example, the SCSI controller may access the DRAM BANKO 320 for storing data while the DSP is reading the data out from DRAM BANK1 321.8 Audio signals are sampled at a sampling rate of 48 KHz. During each sampling period, 16 samples from 16 audio channels are received from the serial AES input ports and stored in the DRAM banks in recording mode. During the same sample period, the playback of the digital audio is done by reading the data stored in the DRAM banks and sending it to the serial AES output ports. 9

¹ See specification, page 5, lines 17-24; page 7, lines 1-25; page 7, lines 20-25; page 8, lines 1-6.

² See specification, page 8, lines 19-20.

³ See specification, page 8, lines 21-23; page 9, lines 1-2.

⁴ See specification, page 9, lines 1-3; Figure 3.

⁵ See specification, page 9, lines 5-7; Figure 3.

⁶ See specification, page 9, lines 12-16.

⁷ See specification, page 9, lines 17-21.

⁸ See specification, page 9, lines 22-25.

⁹ See specification, page 10, lines 4-10; Figure 4.

The audio samples are allocated in the memory banks such that the storage of all audio channels is distributed equally over the entire memory banks. For two memory banks, DRAM BANK0 is configured to store audio sampled data from the even channels and DRAM BANK1 is configured to store audio sampled data from the odd channels. This allocation scheme can be extended to more than two memory banks. 10 With this equal allocation, there is less chance for the SCSI controller and the DSP to access to the same memory bank at the same time. Even when they do, one processor does not have to wait for too long for its turn to access memory. The result is that audio sampled data are written into or read out of the memory banks at a fast rate to accommodate real-time processing. 11

VI. **ISSUES**

The issues are:

(i) whether Claims 1-9 are unpatentable under 35 U.S.C. §103 in view of U.S. Patent No. 5,625,570, issued to Vizireanu et al. ("Vizireanu").

(ii) whether Claims 10-15 are unpatentable under 35 U.S.C. §103 over Vizireanu in view of U.S Patent No. 5,273,050 issued to Schaus et al. ("Schaus").

VII. **GROUPING OF CLAIMS**

Applicants contend that the claims of the present invention stand or fall together. In other words, claims 1-4, 10-13, and 5-9, 14-15 form a single group.

Appeal Brief Application No.: 08/936,344

<sup>See specification, page 10, lines 19-25; page 11, lines 1-2.
See specification, page 11, lines 2-7.</sup>

VIII. ARGUMENTS

A. Claims 1-9 Are Unobvious over Vizireanu

Claims 1-9 were rejected by the Examiner under 35 U.S.C. § 103(a) as being unpatentable over U.S. Patent No. 5,625,570 issued to Vizireanu et al. ("<u>Vizireanu</u>"). Applicants respectfully traverse the rejection for the following reasons.

<u>Vizireanu</u> discloses a system for inserting individualized audio segments into prerecorded video media. Audio segments are simultaneously inserted into respective video tapes (<u>Vizireanu</u>, Col. 12, lines 3-4). Upon completion of the simultaneous insertion, the VTR is put in stop mode and the VTR units are signaled to eject (<u>Vizireanu</u>, Col. 16, lines 23-35).

<u>Vizireanu</u> does not disclose, suggest, or render obvious: (1) a plurality of semiconductor memory banks accessible to first and second processors for read and write operations; and (2) storing subsets of audio data corresponding to different groups of audio channels.

First, Applicants contend that <u>Vizireanu</u> does not disclose first and second processors. In the Office Action dated December 1, 1999, the Examiner states that the element 340 in <u>Vizireanu</u> is a processor. However, the element 340 in <u>Vizireanu</u> (Figure 3) is merely a 6 channel audio server card interfacing between the processor 20 to the VCR's 310. The audio server card 340 only provides the audio signal lines to send the audio segments (<u>Vizireanu</u>, Col. 19, lines 40-44). The definition of the word "processor" must be taken within the context of the specification. "The specification can always be used as a dictionary to learn the meaning of a term in the patent claim." *In re Boylan*, 392 F.2d 1017, 157 USPQ 370 (CCPA 1968). MPEP 804 II.B.1 "Further, those portions of the

Appeal Brief Application No.: 08/936,344

specification which provide support for the patent claims may also be examined and considered when addressing the issue of whether a claim in the application defines an obvious variation of an invention claimed in the patent." *In re Vogel*, 422 F.2d 438, 441-42, 164 USPQ 619, 622 (CCPA 1970). MPEP 804 II.B.1. Here, the word "processor" is used in the claim with full support from the specification to refer to a "microprocessor" or "digital signal processor". See Specification, page 7 (lines 3-5) and page 8 (lines 1-3, lines 14-15, lines 18-20). As well known, a microprocessor or a digital signal processor is a device that can execute instructions in a program. The audio server card 340 in <u>Vizireanu</u> cannot operate as a microprocessor or a digital signal processor. Nowhere in <u>Vizireanu</u> that a description of the audio server card 340 functioning as a microprocessor is found. In fact, the audio server card 340 cannot be a microprocessor because <u>Vizireanu</u> clearly shows that the four audio server cards 340 are connected to a computer 320.

Second, Applicants contend that <u>Vizireanu</u> does not disclose a plurality of memory banks. In the Office Action dated December 1, 1999, the Examiner stated that the VCR 310 is read as a memory bank because "the function of the VCR is to store data (write) and to retrieve data (read) when being accessed." (Office Action, page 5). Applicants respectfully disagree with this overly broad interpretation of a memory bank. As is well known by the public, a VCR is a mechanical device with magnetic tape that can record audio segments. A VCR is not a memory bank. In the present invention, the memory banks include semiconductor memory devices, as opposed to magnetic tape. In the Office Action dated November 20, 2000, the Examiner states that "it would have been obvious to one of ordinary skilled in the art at the time the invention was made to equivalently substitute the memory banks of Vizireanu with any well known semiconductor memory devices..." However, the VCR device cannot be equivalently substituted by the memory banks because a VCR device is a mechanical device with interface structure totally

different from semiconductor devices. Furthermore, VCR devices are not suitable for realtime audio processing from a plurality of audio channels.

Third, <u>Vizireanu</u> does not disclose, suggest, or render obvious storing subsets of audio data corresponding to different groups of audio channels. <u>Vizireanu</u> merely teaches audio segments are simultaneously inserted into respective video tapes (<u>Vizireanu</u>, Col. 12, lines 3-4).

For these reasons, Applicants contend that independent Claims 1 and 5, and their respective dependent claims are distinguishable over <u>Vizireanu</u>.

B. Claims 10-15 Are Unobvious over Vizireanu in view of Schaus

Schaus discloses an electrocardiographic (ECG) system with multiple cassette loader. The multiple cassette loader is used to insert tapes into cassette player and to retrieve and restack ejected tapes from cassette player after they have been read (Schaus, Col. 3, lines 27-30).

As discussed above, <u>Vizireanu</u> and <u>Schaus</u>, take alone or in combination, do not disclose, suggest, or render obvious: (1) a plurality of semiconductor memory banks accessible to first and second processors for read and write operations; and (2) storing subsets of audio data corresponding to different groups of audio channels.

In the Office Action dated December 1, 1999, the Examiner stated that <u>Schaus</u> teaches that the data are stored and retrieved in a ping-pong operation. However, a ping-pong operation is not the same as interleaving the subsets of data.

In summary, <u>Vizireanu</u> and <u>Schaus</u>, take alone or in combination, do not disclose, suggest, or render obvious: (1) a plurality of semiconductor memory banks accessible to first and second processors for read and write operations; and (2) storing subsets of audio

Appeal Brief Application No.: 08/936,344

data corresponding to different groups of audio channels. In addition, "[t]o support the conclusion that the claimed invention is directed to obvious subject matter, either the references must expressly or implicitly suggest the claimed invention or the Examiner must present a convincing line of reasoning as to why the artisan would have found the claimed invention to have been obvious in light of the teachings of the references." Ex parte Clapp, 227 USPQ 972, 973. (Bd.Pat.App.&Inter. 1985).

In the present invention, the cited references do not expressly or implicitly suggest:

(1) a plurality of semiconductor memory banks accessible to first and second processors for read and write operations; and (2) storing subsets of audio data corresponding to different groups of audio channels.

C. Conclusion

The Federal Circuit stated that the teaching or suggestion to make the claimed combination and the reasonable expectation of success must both be found in the prior art, and not based on Applicants' disclosure. <u>In re Vaeck</u>, 947 F.2d. 488, 20 U.S.P.Q.2d 1438 (Fed. Cir. 1991). Furthermore, M.P.E.P. § 2142 states that:

"To establish a prima facie case of obviousness, three criteria must be met. First, there must be some suggestion or motivation, either in the references themselves or in the knowledge generally available to one of ordinary skill in the art, to modify the reference or to combine reference teachings. Second, there must be a reasonable expectation of success. Finally, the prior art reference (or references when combined) must teach or suggest all the claim limitations."

Neither one of Vizireanu and Schaus discloses, suggest, or render obvious: (1) a plurality of semiconductor memory banks accessible to first and second processors for read and write operations; and (2) storing subsets of audio data corresponding to different groups of audio channels.

As a result, none of the cited references discloses, suggests, or renders obvious the present invention as recited in Claims 1-9 and 10-15.

Applicants respectfully request that the Board enter a decision overturning the Examiner's rejection of all pending claims, and holding that the claims are neither anticipated or rendered obvious by the prior art.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

Dated: May 15, 2001

Reg. No. 42,034

12400 Wilshire Blvd., 7th Floor Los Angeles, CA 90025-1026 (714) 557-3800

IX. APPENDIX

The claims of the present application which are involved in this appeal are as follows:

- 1 (Twice Amended) A method for allocating real-time audio data from a first
 2 plurality of audio channels in a system having a first processor and a second processor, the
 3 method comprising:
 4 providing a second plurality of memory banks of semiconductor memory
 5 devices, each memory bank being accessible to the first and second processors for
 6 operations selected from the group comprising read and write operations; and
- storing subsets of said audio data in the second plurality of memory banks, the subsets corresponding to different groups of audio channels.
- 1 2. (Amended) The method of claim 1, further comprising selecting said 2 memory banks for access by one of the first and second processors.
- 1 3. (Amended) The method of claim 1 wherein the second plurality of memory banks includes two memory banks.
- 1 4. The method of claim 3 wherein one subset of said audio data corresponds to 2 even-numbered audio channels and one other subset of said audio data corresponds to odd-3 numbered audio channels.

1 5. (Twice Amended) A system having first and second buses for processing 2 real-time audio data from a first plurality of audio channels, the system comprising: 3 a first processor and a second processor coupled to said first and second busses, 4 respectively; and 5 a second plurality of memory banks of semiconductor memory devices coupled to 6 said first and second buses for storing said audio data, said second plurality of memory 7 banks being accessible to the first and second processors for operations selected from the group comprising read and write operations, said second plurality of memory banks storing 8 9 subsets of audio data, said subsets corresponding to different groups of audio channels. 1 6. (Amended) The system of claim 5 further comprises a plurality of selectors 2 coupled said first and second buses to select said memory banks for access by one of said 3 first and second processors. 1 7. (Amended) The system of claim 6 wherein the plurality of selectors include 2 a plurality of address multiplexers and data transceivers. 1 8. The system of claim 5 wherein one subset of said audio data corresponds to 2 even-numbered audio channels and one other subset of said audio data corresponds to odd-3 numbered audio channels.

9. (Amended) The system of claims 5, wherein the memory banks include dynamic random access memories.

1

2

1 10. The method of claim 1, wherein storing further comprises interleaving the 2 subsets of data. 1 11. The system as set forth in claim 5, wherein the subsets are stored in the 2 memory banks in an interleaving manner. 1 12. The method of claim 1, wherein storing comprises storing one of the subsets 2 of audio data in one of the memory banks, said method further comprising reading stored 3 audio data from a second of the memory banks. 1 13. The method as set forth in claim 1, wherein the first processor performs a 2 read operation on a first memory bank of the plurality of memory banks and the second 3 processor performs a write operation on a second memory bank of the plurality of memory 4 banks. 1 14. The system of claim 5, wherein subsets of audio data are stored in one of the 2 memory banks and stored audio data is read from a second of the memory banks. 1 15. The system as set forth in claim 5, wherein the first processor performs a 2 read operation on a first memory bank of the plurality of memory banks and the second 3 processor performs a write operation on a second memory bank of the plurality of memory 4 banks.